

4.Send the Read Command (0x80) followed by a dummy write. SPI_Run (SPI_SET_ADDRESS_CMD, 0x2A) //Set Address to Register 0x2A.

CSR app may slow SPI clock down when read or write verification fails. SPIMAXCLOCK - Maximum SPI clock frequency in kHz, default is 1000.
